

Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 854 505 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
22.07.1998 Bulletin 1998/30

(51) Int. Cl.⁶: **H01L 21/3205**, H01L 21/28,
H01L 21/285

(21) Application number: 98100811.3

(22) Date of filing: 19.01.1998

(84) Designated Contracting States:
**AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC
NL PT SE**
Designated Extension States:
AL LT LV MK RO SI

(72) Inventors:
• **Lu, Joing-Ping**
Dallas, TX. 75243 (US)
• **Hwang, Ming-Jang**
Dallas, TX 75248 (US)

(30) Priority: 21.01.1997 US 35877 P

(74) Representative:
Schwepfinger, Karl-Heinz, Dipl.-Ing.
Prinz & Partner,
Manzingerweg 7
81241 München (DE)

(71) Applicant:
Texas Instruments Incorporated
Dallas, Texas 75251 (US)

(54) Process of depositing a TiN based film during the fabrication of a semiconductor device

(57) An embodiment of the instant invention is a method of depositing a TiN-based film over a semiconductor wafer, the method comprising the steps of: substantially simultaneously subjecting the semiconductor wafer to TiCl_4 , H_2 , and N_2 ; and subjecting the semiconductor wafer to a plasma, such that the combination of the TiCl_4 , H_2 , and N_2 and the plasma cause the deposition of a TiN based film to form over the semiconductor

wafer. Another embodiment of the instant invention involves additionally subjecting the semiconductor wafer to SiH_4 so as to form a TiSi_xN_y film over the semiconductor wafer. Another embodiment of the instant invention involves additionally subjecting the semiconductor wafer to B_2H_6 so as to form a TiN_xB_y layer over the semiconductor wafer.




FIG. 1

EP 0 854 505 A2

Description

FIELD OF THE INVENTION

5 This invention relates generally to semiconductor devices and more specifically to the formation of a TiN-based film during the fabrication of such semiconductor devices.

BACKGROUND OF THE INVENTION

10 Films containing titanium nitride are commonly used as a diffusion barrier in contacts, vias, trenches, and interconnect stacks. They are also used as a "glue" layer for chemical vapor deposited (CVD) tungsten, as a nucleation layer for CVD tungsten and CVD aluminum, as a liner for contacts, vias and trenches, as a capacitor electrode, and as an anti-reflective coating. A good barrier layer should have: good step coverage to achieve void-free plug formation and adequate barrier thickness at the bottom of the contact/via/trench; good diffusion barrier properties to prevent diffusion
15 of metals and other materials into underlying layers; inertness and low reactivity with adjacent materials during thermal cycles; and acceptable electrical properties such as low resistivity, low contact/via resistance and low junction leakage.

Currently, TiN-based barrier films are formed by physical vapor deposition (PVD) using reactive sputtering. This type of sputtering method is a line-of-sight technique and produces films with poor step coverage. As minimum feature sizes continues to shrink and the aspect ratio of contacts/vias/trenches continues to increase, processes that produce
20 conformal films are in great demand.

CVD processes offer the potential advantage of good step coverage and have attracted increasing attention in the past few years for fabricating TiN based films. Two types of CVD processes are being developed currently: one based on metal-organic (MO) precursors, such as tetras(dimethylamino)-titanium (TDMAT) and tetras(diethylamino)-titanium (TDEAT); and the other based on inorganic precursors, such as $\text{TiCl}_4/\text{NH}_3$. The MO based processes produce films
25 with high carbon content and low stability. The $\text{TiCl}_4/\text{NH}_3$ process requires high deposition temperature and have severe problems associated with NH_4Cl salt formation.

Prior CVD process for TiSi_xN_y uses $\text{Ti}[\text{N}(\text{C}_2\text{H}_5)_2]_4/\text{NH}_3/\text{SiH}_4$ chemistry. The drawbacks of this approach includes: gas phase reaction between the Ti precursor and NH_3 , lower density, less stable films than those using TiCl_4 as a precursor, and lower vapor pressure of metalorganic precursor as compared to TiCl_4 .

30 A process for depositing a TiN film on tools was developed using CVD. See F. H. M. Sanders and G. Verspui, Influence of Temperature on the Growth of TiN Films by Plasma-Assisted Chemical Vapor Deposition, 161 THIN SOLID FILMS L87-L90 (1988). This method uses a combination of H_2 , N_2 , and TiCl_4 in conjunction with a plasma to form the TiN layer on the tool to prevent corrosion of the tool.

SUMMARY OF THE INVENTION

The instant invention relates to the deposition of titanium nitride based films for barrier layers, gate dielectrics, and for capacitor electrodes. Advantages of the instant inventions include: better step coverage than standard PVD formed TiN based films; use of TiCl_4 in the deposition of the film -- TiCl_4 has higher vapor pressure and is less expensive than
40 MO precursors; higher purity, density, and stability of the films formed by the instant invention than MOCVD formed films; greatly reduced formation of NH_4Cl salts; lower deposition temperature than standard processes; and flexibility in control of Si/N and B/N atomic ratios.

An embodiment of the instant invention is a method of depositing a TiN-based film over a semiconductor wafer, the method comprising the steps of: substantially simultaneously subjecting the semiconductor wafer to TiCl_4 , H_2 , and N_2 ; and
45 subjecting the semiconductor wafer to a plasma, such that the combination of the TiCl_4 , H_2 , and N_2 and the plasma cause the deposition of a TiN based film to form over the semiconductor wafer. Another embodiment of the instant invention involves additionally subjecting the semiconductor wafer to SiH_4 so as to form a TiSi_xN_y film over the semiconductor wafer. Another embodiment of the instant invention involves additionally subjecting the semiconductor wafer to B_2H_6 so as to form a TiN_xB_y layer over the semiconductor wafer.
50

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will now be further described by way of example, with reference to the accompanying drawings in which:

55 FIGURE 1 is a cross-sectional view of a contact/via/trench which is fabricated using an embodiment of the instant invention.

FIGURE 2 is a cross sectional view of a DRAM capacitor structure which is fabricated using an embodiment of the


instant invention.

FIGURE 3 is a cross sectional view of a semiconductor device which is fabricated using an embodiment of the instant invention.

5 DETAILED DESCRIPTION OF THE DRAWINGS


The illustrated embodiments revolve around the formation of TiN based films. As will be illustrated in FIGURES 1, 2, and 3, these TiN based films can be used to form the liner layer for contacts/vias/trenches, the diffusion barrier/glue layer underlying a conductive gate structure, or the electrode(s) for a storage capacitor.

- 10 A preferred embodiment comprises the chemical vapor deposition of a TiN layer. This utilizes TiCl_4 , N_2 , and H_2 in conjunction with a plasma to form a TiN layer. The reaction is,




- 15 More specifically, a wafer is inserted into a plasma chamber and TiCl_4 , N_2 , and H_2 are pumped into the chamber along with a plasma (preferably a nitrogen plasma) being formed in the chamber. The combination of these gases and the plasma will result in the chemical vapor deposition of a TiN film on the wafer. As is illustrated in the above, there is no detrimental formation of any salts (which degrades the prior art solutions). Preferably, the above reaction takes place in a plasma reactor (or a high density plasma reactor) with the following conditions: TiCl_4 flow of approximately 20-100 sccm (using N_2 as a carrier gas); N_2 flow of approximately 200-500 sccm; H_2 flow of approximately 300-550 sccm; susceptor temperature of around 350 to 500°C; total pressure of around 0.5 to 1.5 torr; electrode spacing of around 500 to 750 mils; RF power density of around 1 to 2.5 W/cm^2 ; deposition time of around 10 to 60 seconds (preferably around 25 seconds). A layer of approximately 10 to 30 nanometers will be formed.

- 20 Another embodiment involves the chemical vapor deposition of a TiN layer. This utilizes a CVD process and TiCl_4 , N_2 , SiH_4 and H_2 in conjunction with a plasma to form a TiSi_xN_y layer. The reaction is,



- 30 More specifically, a wafer is inserted into a plasma chamber and TiCl_4 , N_2 , SiH_4 and H_2 are pumped into the chamber along with a plasma (preferably a nitrogen plasma) being formed in the chamber. The combination of these gases and the plasma will result in the chemical vapor deposition of a TiSi_xN_y film on the wafer. As is illustrated in the above, there is no detrimental formation of any salts (which degrades the prior art solutions). Preferably, the above reaction takes place in a plasma reactor (or a high density plasma reactor) using an N_2 plasma. The following process conditions are preferably used: TiCl_4 flow of approximately 20-100 sccm (using N_2 as a carrier gas); SiH_4 flow of around 2 to 10 sccm; N_2 flow of approximately 200-500 sccm; H_2 flow of approximately 300-550 sccm; susceptor temperature of around 350 to 500°C; total pressure of around 0.5 to 1.5 torr; electrode spacing of around 500 to 750 mils; RF power density of around 1 to 2.5 W/cm^2 ; deposition time of around 10 to 60 seconds (preferably around ten to 30 seconds). A layer of approximately 10 to 30 nm will be formed.

- 35 Another embodiment involves the chemical vapor deposition of a TiN layer. This utilizes a CVD process and TiCl_4 , N_2 , B_2H_6 and H_2 in conjunction with a plasma to form a TiSi_xN_y layer. The reaction is,



- 40 More specifically, a wafer is inserted into a plasma chamber and TiCl_4 , N_2 , B_2H_6 and H_2 are pumped into the chamber along with a plasma (preferably a nitrogen plasma) being formed in the chamber. The combination of these gases and the plasma will result in the chemical vapor deposition of a TiN_xB_y film on the wafer. As is illustrated in the above, there is no detrimental formation of any salts (which degrades the prior art solutions). Preferably, the above reaction takes place in a plasma reactor (or a high density plasma reactor) using an N_2 plasma. The following process conditions are preferably used: TiCl_4 flow of approximately 20-100 sccm (using N_2 as a carrier gas); 10% B_2H_6 /90% N_2 flow of approximately 20-100 sccm; N_2 flow of approximately 150-450 sccm; H_2 flow of approximately 300-550 sccm; susceptor temperature of around 350 to 500°C; total pressure of around 0.5 to 1.5 torr; electrode spacing of around 500 to 750 mils; RF power density of around 1 to 2.5 W/cm^2 ; deposition time of around 10 to 60 seconds (preferably around 25 seconds). Using this embodiment of the instant invention a layer of approximately 10-30 nm will be formed.

- 45 Preferably, these embodiments are carried out in plasma CVD reactors, preferably using RF plasma powered electrodes. After the wafer is introduced to reactor with substrate heated to the designated deposition temperature (300-550°C), required reactants are flowed into the reactor and the flows are stabilized in approximately five to ten seconds. The total pressure inside the reactor after the flows are stabilized is, preferably, in the range of 0.5 - 5 torr. The RF power, preferably with a power density of around 0.5 - 2.5 W/cm^2 is then turned on. The duration of this step is deter-

mined by the thickness requirement of the films. After TiCl_4 and SiH_4 or B_2H_6 flows are turned off, H_2/N_2 and RF power flows are, preferably, kept on for several more seconds to ensure residual Ti, Si or B precursors are reacted.

The previously described embodiment can be implemented in many different ways. While FIGURE 1 illustrates a contact which is directly connected to a storage capacitor, the previously described embodiments can be utilized in the formation of any contact/via/trench. FIGURE 1 is a cross-sectional view of a semiconductor device. More specifically, FIGURE 1 illustrates contact/via/trench 20 which is lined with a TiN-based liner. Liner 2 may be comprised of the TiN formed in the first described embodiment, TiSi_xN_y formed in the second described embodiment, or TiN_xB_y formed in the third described embodiment. Each of these lines are useful as diffusion barriers to prevent diffusion/reaction of the via/contact/trench metals 3 (preferably tungsten, aluminum, copper or any combination thereof) with silicon, silicides, or dielectric materials (such as interlevel dielectric 1 which is preferably comprised of PSG, BPSG, SOG, HSQ, aerogels, xerogels, or any other oxide or nitride based materials). In addition, the liners formed by the described embodiments promote adhesion of tungsten metalization and aluminum reflow. Furthermore, the liners formed using the described embodiments will have lower resistivity than standard MOCVD processes. Therefore, contact/vias/trenches which utilize the described embodiments will have low contact/via resistance. This use of the described embodiments may be utilized along with a damascene process or any other process with forms a contact/via/trench. In addition, it can be used with aluminum, copper, tungsten, or any other type of metalization. It can even be utilized in a ForceFill type of process.

FIGURE 2 is a cross-sectional view of a storage capacitor for a memory device (preferably a DRAM) which utilizes the layers formed by the described embodiments. Top electrode 26 and/or storage node 22 can be comprise of TiN, TiSi_xN_y , or TiN_xB_y which are formed using the described embodiments. Top and bottom electrodes formed using the described embodiments will have higher mass density than MOCVD films and have lower leakage current. Preferably, dielectric layer 24 is formed over the storage node 22. Dielectric layer 24 can comprise an oxide, a nitride or a combination of the two (e.g., an oxide-nitride-oxide or oxide-nitride stack or oxynitride). In addition, dielectric layer 24 may be comprised of tantalum pentoxide (Ta_2O_5), barium strontium titanate or simply BST ($\text{Ba}_{1-x}\text{Sr}_x\text{TiO}_3$), strontium titanate (SrTiO_3), strontium bismuth tantalate or simply SBT and lead zirconium titanate or simply PZT ($\text{Pb}_{1-x}\text{Zr}_x\text{TiO}_3$). It is preferable that a high dielectric constant material (i.e., $k \geq 20$) is used. For example, a 15 nm thick Ta_2O_5 film which is deposited at about 400°C can be used.

FIGURE 3 is a cross-sectional view of transistors which utilize the described embodiments so as to form a portion of gate structure 14. Gate structure 14 can be formed using polysilicon (preferably doped), silicided polysilicon, or a metal. However, use of a stack (preferably a poly-metal stack -- more preferably a poly-tungsten stack) will lower the sheet resistance of the gate structure and therefore the device would have a reduced RC constant (hence, higher performance). However, a diffusion barrier is needed to prevent a reaction between the tungsten and the poly. In addition, an adhesion promoter is needed in a tungsten-based gate structure so as to better adhere the tungsten layer to the gate insulator 5. More specifically, the TiN, TiSi_xN_y , or TiN_xB_y layers, which are formed using the described embodiments, would be used between the polysilicon portion of gate structure 14 and the overlying tungsten portion of gate 14 or it would be used between gate insulator 5 (preferably an oxide, a nitride, or a combination thereof) and gate structure 14 which is preferably comprised of tungsten.

While this invention has been described with reference to certain illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description.

Claims

1. A method of depositing a TiN-based film over a semiconductor wafer, comprising the steps of:
 - substantially simultaneously subjecting said semiconductor wafer to TiCl_4 , H_2 , and N_2 ; and
 - subjecting said semiconductor wafer to a plasma, such that the combination of said TiCl_4 , H_2 , and N_2 and said plasma cause the deposition of a TiN based film to form over said semiconductor wafer.
2. The method of Claim 1, further comprising: subjecting said semiconductor wafer to SiH_4 so as to form a TiSi_xN_y film over said semiconductor wafer.
3. The method of Claim 1 or Claim 2, further comprising: subjecting said semiconductor wafer to B_2H_6 so as to form a TiN_xB_y layer over said semiconductor wafer.




FIG. 1




FIG. 2




FIG. 3